$\begin{array}{l} \label{eq:mos} \textit{MEMORY} \\ \texttt{cmos} \\ \textbf{4} \times \textbf{1} \ \textbf{M} \times \textbf{16} \ \textbf{BIT} \\ \textbf{SYNCHRONOUS} \ \textbf{DYNAMIC} \ \textbf{RAM} \end{array}$

MB811641642A-100/-84/-67/-100L/-84L/-67L

CMOS 4-Bank \times 1,048,576-Word \times 16 Bit Synchronous Dynamic Random Access Memory

DESCRIPTION

The Fujitsu MB811641642A is a CMOS Synchronous Dynamic Random Access Memory (SDRAM) containing 67,108,864 memory cells accessible in a 16-bit format. The MB811641642A features a fully synchronous operation referenced to a positive edge clock whereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence. The MB811641642A SDRAM is designed to reduce the complexity of using a standard dynamic RAM (DRAM) which requires many control signal timing constraints, and may improve data bandwidth of memory as much as 5 times more than a standard DRAM.

The MB811641642A is ideally suited for workstations, personal computers, laser printers, high resolution graphic adapters/accelerators and other applications where an extremely large memory and bandwidth are required and where a simple interface is needed.


PRODUCT LINE & FEATURES

Parameter		MB811641642A					
Faialleter	-100/-100L	-84/-84L	-67/-67L				
Clock Frequency	100 MHz max.	84 MHz max.	67 MHz max.				
Burst Mode Cycle Time	10 ns min.	12 ns min.	15 ns min.				
RAS Access Time	54 ns max.	56 ns max.	60 ns max.				
CAS Access Time	24 ns max.	26 ns max.	30 ns max.				
Access Time From Clock (CL = 3)	8.5 ns max.	8.5 ns max.	9 ns max.				
Operating Current (2 banks active)	140 mA max.	130 mA max.	120 mA max.				
Power Down Mode Current (Icc2P)	3 mA max. (std power) 1 mA max. (low power)						
Self Refresh Current (Icc6)	2 mA max. (std power) 500 μA max. (low power)						

- Single +3.3 V Supply ±0.3 V tolerance
- LVTTL compatible I/O
- 4 K refresh cycles every 65.6 ms
- Four bank operation
- Burst read/write operation and burst read/single write operation capability
- Standard and low power versions

- Programmable burst type, burst length, and CAS latency
- Auto-and Self-refresh (every 16 μs)
- CKE power down mode
- Output Enable and Input Data Mask





Package and Ordering Information

 - 54-pin plastic (400 mil) TSOP-II, order as MB811641642A-xxxFN (Std power) and MB811641642A-xxxLFN (Low power)


■ PIN ASSIGNMENTS AND DESCRIPTIONS

<norr< th=""><th colspan="13">54-Pin TSOP(II) (TOP VIEW) <normal bend:="" fpt-54p-m02=""></normal></th></norr<>	54-Pin TSOP(II) (TOP VIEW) <normal bend:="" fpt-54p-m02=""></normal>												
V _{cc} DQ₀	1 2		Vss DQ15										
	2		Vssq										
	4	51	DQ ₁₄										
DQ ₂	5	50	DQ ₁₃										
Vssq	6		Vccq										
DQ3	7	48	DQ ₁₂										
DQ4	8	47	DQ11										
Vccq	9	46	Vssq										
DQ5	10		DQ10										
DQ6	11		DQ9										
Vssq 🗖	12	-											
DQ7	13	42	DQ8										
Vcc	14		Vss										
DQML 🗖	15		■ N.C.										
WE	16												
CAS	17	38											
RAS	18		CKE										
	19		N.C.										
A13	20		A11										
	21		A9										
A10/AP	22	33	As A										
	23		A7 A6										
	24		A6										
A ₂	25	30 29	A5 A4										
	²⁶ 27(Making side)		Vss										
V CC		20	V SS										

Pin Number	Symbol	Function		
1, 3, 9, 14, 27, 43, 49	Vcc, Vccq	Supply Voltage		
2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47, 48, 50, 51, 53	DQ ₀ to DQ ₁₅	Data I/O		
6, 12, 28, 41, 46, 52, 54	Vss, Vssq *	Ground		
36, 40	N.C.	No Connection		
16	WE	Write Enable		
17	CAS	Column Address Strobe		
18	RAS	Row Address Strobe		
19	CS	Chip Select		
20, 21	A12 (BA0), A13 (BA1)	Bank Select (Bank Address)		
22	AP	Auto Precharge Enable		
22, 23, 24, 25, 26, 29, 30, 31, 32, 33, 34, 35	Ao to A11	Address Input • Row: A ₀ to A ₁₁ • Column: A ₀ to A ₇		
37	CKE	Clock Enable		
38	CLK	Clock Input		
15, 39	DQML, DQMU	Input Mask/Output Enable		

*: These pins are connected internally in the chip.

BLOCK DIAGRAM



■ FUNCTIONAL TRUTH TABLE Note 1

COMMAND TRUTH TABLE Notes 2, 3, and 4

Function	Notes	Symbol	Cł	ΚE	CS	RAS	CAS	WE	A13, A12	A 10	A 11	A₀ to
Function	NOLES	Symbol	n-1	n	03	RAJ	CAS	VVL	(BA)	(AP)	A 11	A ₀
Device Deselect	*5	DESL	Н	Х	Н	Х	Х	Х	Х	Х	Х	Х
No Operation	*5	NOP	Н	Х	L	Н	Н	Н	Х	Х	Х	Х
Burst Stop		BST	Н	Х	L	Н	Н	L	Х	Х	Х	Х
Read	*6	READ	Н	Х	L	Н	L	Н	V	L	Х	V
Read with Auto-precharge	*6	READA	Н	Х	L	Н	L	Н	V	Н	Х	V
Write	*6	WRIT	Н	Х	L	Н	L	L	V	L	Х	V
Write with Auto-precharge	*6	WRITA	Н	Х	L	Н	L	L	V	Н	Х	V
Bank Active (RAS)	*7	ACTV	Н	Х	L	L	Н	Н	V	V	V	V
Precharge Single Bank		PRE	Н	Х	L	L	Н	L	V	L	Х	Х
Precharge All Banks		PALL	Н	Х	L	L	Н	L	Х	Н	Х	Х
Mode Register Set	*8, 9	MRS	Н	Х	L	L	L	L	L	L	L	V

Notes: *1. V = Valid, L = Logic Low, H = Logic High, X = either L or H.

*2. All commands assumes no CSUS command on previous rising edge of clock.

- *3. All commands are assumed to be valid state transitions.
- *4. All inputs are latched on the rising edge of clock.
- *5. NOP and DESL commands have the same effect on the part.
- *6. READ, READA, WRIT and WRITA commands should only be issued after the corresponding bank has been activated (ACTV command). Refer to STATE DIAGRAM.
- *7. ACTV command should only be issued after corresponding bank has been precharged (PRE or PALL command).
- *8. Required after power up.
- *9. MRS command should only be issued after all banks have been precharged (PRE or PALL command) and DQ has been in Hi-Z. Refer to STATE DIAGRAM.

DQM TRUTH TABLE

Function	Command	C	KE	DQML	DQMU
Function	Commanu	n-1	n	DQIVIL	DQINO
Data Write/Output Enable for Lower Byte	ENBL L	Н	Х	L	Х
Data Write/Output Enable for Upper Byte	ENBL U	Н	Х	Х	L
Data Mask/Output Disable for Lower Byte	MASK L	Н	Х	Н	Х
Data Mask/Output Disable for Upper Byte	MASK U	Н	Х	Х	Н

CKE TRUTH TABLE

Current	Function	Notes	Symbol	C	(E	CS	RAS	CAS	WE	A ₁₃ , A ₁₂	A 10	A ₁₁ , A ₉
State	Function	NOLES	Symbol	n-1	n	63	RAJ	CAS		(BA)	(AP)	to A ₀
Bank Active	Clock Suspend Mode Entry	/ *1	CSUS	Н	L	Х	Х	Х	Х	Х	Х	Х
Any (Except Idle)	Clock Suspend Continue	*1		L	L	х	х	х	Х	х	Х	х
Clock Suspend	Clock Suspend Mode Exit			L	н	Х	Х	Х	Х	Х	Х	х
Idle	Auto-refresh Command	*2	REF	Н	Н	L	L	L	Н	Х	Х	Х
Idle	Self-refresh Entry	*2, 3	SELF	Н	L	L	L	L	Н	Х	Х	Х
Self Refresh	Self-refresh Exit	*4	SELFX	L	Н	L	Н	Н	Н	Х	Х	Х
	Self-reflesh Exit	4	SELFX	L	Н	Н	Х	Х	Х	Х	Х	Х
اطام	Power Down Entry	*0.0	PD	Н	L	L	Н	Н	Н	Х	Х	Х
Idle	Power Down Entry	*2, 3	PD	Н	L	Н	Х	Х	Х	Х	Х	Х
Dowor Down	Power Down Exit			L	Н	L	Н	Н	Н	Х	Х	Х
Power Down				L	Н	Н	Х	Х	Х	Х	Х	Х

Notes: *1. The CSUS command requires that at least one bank is active. Refer to STATE DIAGRAM.

*2. REF and SELF commands should only be issued after all banks have been precharged (PRE or PALL command). Refer to STATE DIAGRAM.

*3. SELF and PD commands should only be issued after the last read data have been appeared on DQ.

*4. CKE should be held high within tRC.

OPERATION COMMAND TABLE (Applicable to single bank)

Current State	CS	RAS	CAS	WE	Addr	Command	Function Notes
Idle	Н	Х	Х	Х	Х	DESL	NOP
	L	Н	н	Н	Х	NOP	NOP
	L	Н	н	L	Х	BST	NOP
	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal *2
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal *2
	L	L	н	Н	BA, RA	ACTV	Bank Active
	L	L	н	L	BA, AP	PRE/PALL	NOP (PALL may affect other banks.)
	L	L	L	Н	Х	REF/SELF	Auto-refresh or Self-refresh *3
	L	L	L	L	MODE	MRS	Mode Register Set *3, 7 (Idle after I _{MRD})
Bank Active	Н	Х	Х	Х	Х	DESL	NOP
	L	н	н	Н	Х	NOP	NOP
	L	н	н	L	Х	BST	NOP
	L	н	L	Н	BA, CA, AP	READ/READA	Begin Read; Determine AP
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Begin Write; Determine AP
	L	L	н	Н	BA, RA	ACTV	Illegal *2
	L	L	н	L	BA, AP	PRE/PALL	Precharge; Determine Precharge Type (PALL may affect other banks.)
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal

Current State	cs	RAS	CAS	WE	Addr	Command	Function Notes
Read	н	х	х	х	х	DESL	NOP (Continue Burst to End \rightarrow Bank Active)
	L	н	Н	Н	х	NOP	NOP (Continue Burst to End \rightarrow Bank Active)
	L	Н	н	L	Х	BST	Burst Stop \rightarrow Bank Active
	L	н	L	Н	BA, CA, AP	READ/READA	Terminate Burst, New Read; Determine AP
	L	н	L	L	BA, CA, AP	WRIT/WRITA	Terminate Burst, Start Write; *4 Determine AP
	L	L	н	Н	BA, RA	ACTV	Illegal *2
	L	L	н	L	BA, AP	PRE/PALL	Terminate Burst, Precharge \rightarrow Idle; Determine Precharge Type
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal
Write	н	х	х	х	х	DESL	NOP (Continue Burst to End \rightarrow Bank Active)
	L	Н	н	Н	х	NOP	NOP (Continue Burst to End \rightarrow Bank Active)
	L	Н	н	L	Х	BST	Burst Stop \rightarrow Bank Active
	L	Н	L	Н	BA, CA, AP	READ/READA	Terminate Burst, Start Read; Determine AP
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Terminate Burst, New Write; Determine AP
	L	L	н	Н	BA, RA	ACTV	Illegal *2
	L	L	Н	L	BA, AP	PRE/PALL	Terminate Burst, Precharge → Idle; Determine Precharge Type (PALL may affect other banks.)
	L	L	L	Н	х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal

Current State	CS	RAS	CAS	WE	Addr	Command	Function Notes
Read with Auto- precharge	н	x	х	х	х	DESL	NOP (Continue Burst to End \rightarrow Precharge \rightarrow Idle)
precharge	L	н	Н	Н	х	NOP	NOP (Continue Burst to End \rightarrow Precharge \rightarrow Idle)
	L	Н	Н	L	Х	BST	Illegal
	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal
	L	L	Н	Н	BA, RA	ACTV	Illegal *2
	L	L	Н	L	BA	PRE	Illegal *2
	L	L	Н	L	AP	PALL	Illegal
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal
Write with Auto- precharge	н	х	х	Х	Х	DESL	NOP (Continue Burst to End \rightarrow Precharge \rightarrow Idle)
precharge	L	н	Н	Н	Х	NOP	NOP (Continue Burst to End \rightarrow Precharge \rightarrow Idle)
	L	Н	Н	L	Х	BST	Illegal
	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal
	L	L	Н	Н	BA, RA	ACTV	Illegal *2
	L	L	Н	L	BA	PRE	Illegal *2
	L	L	Н	L	AP	PALL	Illegal
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal

Current State	cs	RAS	CAS	WE	Addr	Command	Function	Notes
Precharge	Н	Х	Х	Х	Х	DESL	NOP (Idle after tRP)	
	L	Н	н	Н	Х	NOP	NOP (Idle after tRP)	
	L	Н	н	L	Х	BST	NOP (Idle after tRP)	
	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal	*2
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal	*2
	L	L	н	Н	BA, RA	ACTV	Illegal	*2
	L	L	Н	L	BA, AP	PRE/PALL	NOP (PALL may affect other bank)	*5
	L	L	L	Н	Х	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS	Illegal	
Bank Activating	Н	Х	Х	Х	Х	DESL	NOP (Bank Active after trcd)	
Activating	L	Н	н	Н	Х	NOP	NOP (Bank Active after tRCD)	
	L	Н	н	L	Х	BST	NOP (Bank Active after tRCD)	
	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal	*2
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal	*2
	L	L	н	Н	BA, RA	ACTV	Illegal	*2, 8
	L	L	н	L	BA	PRE	Illegal	*2
	L	L	н	L	AP	PALL	Illegal	
	L	L	L	Н	Х	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS	Illegal	

To Top / Lineup / Index

MB811641642A-100/-84/-67/-100L/-84L/-67L

Current State	<u>cs</u>	RAS	CAS	WE	Addr	Command	Function	Notes
Write Recovering	Н	Х	Х	Х	Х	DESL	NOP (Bank Active after twr)	
Recovering	L	Н	Н	Н	Х	NOP	NOP (Bank Active after twr)	
	L	Н	Н	L	Х	BST	NOP (Bank Active after twr)	
	L	Н	L	Н	BA, CA, AP	READ/READA	Start Read; Determine AP	*4
	L	н	L	L	BA, CA, AP	WRIT/WRITA	New Write; Determine AP	
	L	L	Н	Н	BA, RA	ACTV	Illegal	*2
	L	L	Н	L	BA	PRE	Illegal	*2
	L	L	Н	L	AP	PALL	Illegal	
	L	L	L	Н	Х	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS	Illegal	
Write Recovering	Н	Х	Х	Х	Х	DESL	NOP (Precharge after IRWL)	
with Auto-	L	Н	Н	Н	Х	NOP	NOP (Precharge after IRWL)	
precharge	L	Н	Н	L	Х	BST	Illegal	
	L	н	L	Н	BA, CA, AP	READ/READA	Illegal	*2
	L	н	L	L	BA, CA, AP	WRIT/WRITA	Illegal	*2
	L	L	Н	Н	BA, RA	ACTV	Illegal	*2
	L	L	Н	L	BA	PRE	Illegal	*2
	L	L	Н	L	AP	PALL	Illegal	
	L	L	L	Н	Х	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS	Illegal	

(Continued)

Current State	CS	RAS	CAS	WE	Addr	Command	Function Notes
Refreshing	Н	Х	Х	Х	Х	DESL	NOP (Idle after trc)
	L	Н	Н	Х	Х	NOP/BST	NOP (Idle after trc)
	L	Н	L	Х	х	READ/READA/ WRIT/WRITA	Illegal
	L	L	Н	Х	Х	ACTV/ PRE/PALL	Illegal
	L	L	L	Х	Х	REF/SELF/ MRS	Illegal
Mode Register	Н	Х	Х	Х	Х	DESL	NOP (Idle after Imrd)
Setting	L	Н	Н	Н	Х	NOP	NOP (Idle after Imrd)
	L	Н	Н	L	Х	BST	Illegal
	L	н	L	х	х	READ/READA/ WRIT/WRITA	Illegal
	L	L	х	х	Х	ACTV/PRE/ PALL/REF/ SELF/MRS	Illegal

ABBREVIATIONS:

RA = Row Address I CA = Column Address

BA = Bank Address AP = Auto Precharge

COMMAND TRUTH TABLE FOR CKE

Current State	CKE n-1	CKE n	CS	RAS	CAS	WE	Addr	Function Notes
Self- refresh	Н	Х	Х	Х	Х	Х	Х	Invalid
Terrestr	L	Н	Н	х	Х	Х	Х	Exit Self-refresh (Self-refresh Recovery \rightarrow Idle after t _{RC})
	L	Н	L	н	Н	Н	Х	Exit Self-refresh (Self-refresh Recovery \rightarrow Idle after tRC)
	L	Н	L	Н	Н	L	Х	Illegal
	L	Н	L	Н	L	Х	Х	Illegal
	L	Н	L	L	Х	Х	Х	Illegal
	L	L	Х	Х	Х	Х	Х	NOP (Maintain Self-refresh)
Self- refresh	L	Х	Х	Х	Х	Х	Х	Invalid
Recovery	Н	Н	Н	Х	Х	Х	Х	Idel after tRC
	Н	Н	L	Н	Н	Н	Х	Idel after tRC
	Н	Н	L	н	Н	L	Х	Illegal
	Н	Н	L	н	L	Х	Х	Illegal
	Н	Н	L	L	Х	Х	Х	Illegal
	Н	L	Х	Х	Х	Х	Х	Illegal

Current State	CKE n-1	CKE n	CS	RAS	CAS	WE	Addr	Function Notes		
Power Down	Н	Х	Х	Х	Х	Х	Х	Invalid		
Down		н	Н	Х	Х	Х	Х	- Exit Power Down Mode \rightarrow Idle		
	L	п	L	Н	Н	Н	Х	- Exit Power Down mode \rightarrow idle		
-	L	L	Х	Х	Х	Х	Х	NOP (Maintain Power Down Mode)		
-	L	Н	L	L	Х	Х	Х	Illegal		
-	L	Н	L	Н	L	Х	Х	Illegal		
-	L	Н	L	Н	Н	L	Х	Illegal		
All Banks	Н	Н	Н	Х	Х	Х		Refer to the Operation Command Table.		
Idle	Н	Н	L	Н	Х	Х		Refer to the Operation Command Table.		
-	Н	Н	L	L	Н	Х		Refer to the Operation Command Table.		
-	Н	Н	L	L	L	Н	Х	Auto-refresh		
-	Н	Н	L	L	L	L	MODE	Refer to the Operation Command Table.		
-	Н	L	Н	Х	Х	Х	Х	Power Down *6		
-	Н	L	L	Н	Н	Н	Х	Power Down *6		
-	Н	L	L	Н	Н	L		Illegal		
-	Н	L	L	Н	L	Х	Х	Illegal		
-	Н	L	L	L	Н	Х	Х	Illegal		
	Н	L	L	L	L	Н	Х	Self-refresh *6		
	Н	L	L	L	L	L	Х	Illegal		
	L	Х	Х	Х	Х	Х	Х	Invalid		

(Continued)

Current State	CKE n-1	CKE n	CS	RAS	CAS	WE	Addr	Function Notes
Bank Active Bank Activating	н	Н	Х	Х	Х	Х	Х	Refer to the Operation Command Table.
Read/Write Read with Auto	Н	L	Х	Х	Х	Х	Х	Begin Clock Suspend next cycle
precharge/ Write with Auto	L	Н	Х	Х	Х	Х	Х	Exit Clock Suspend next cycle
precharge Write Recovering	L	L	х	x	х	х	х	Maintain Clock Suspend
Clock Suspend	Н	Х	Х	Х	Х	Х	Х	Invalid
Suspenu	L	Н	Х	Х	Х	Х	Х	Exit Clock Suspend next cycle
	L	L	Х	Х	Х	Х	Х	Maintain Clock Suspend
Any State Other Than	L	Х	Х	Х	Х	Х	Х	Invalid
Listed Above	Н	Н	Х	Х	Х	Х	Х	Refer to the Operation Command Table.
	Н	L	Х	Х	Х	Х	Х	Illegal

Notes: *1. All entries assume the CKE was High during the proceeding clock cycle and the current clock cycle. *2. Illegal to bank in specified state; entry may be legal in the bank specified by BA, depending on the state

*2. Illegal to bank in specified state; entry may be legal in the bank specified by BA, depending on the state of that bank.

- *3. Illegal if any bank is not idle.
- *4. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
- *5. NOP to bank precharging or in idle state. May precharge bank specified by BA (and AP).
- *6. SELF command should only be issued after the last read data have been appeared on DQ.
- *7. MRS command should only be issued on condition that all DQ are in Hi-Z.
- *8. trrd must be satisfied for other banks.

■ FUNCTIONAL DESCRIPTION

SDRAM BASIC FUNCTION

Three major differences between this SDRAM and conventional DRAMs are: synchronized operation, burst mode, and mode register.

The **synchronized operation** is the fundamental difference. An SDRAM uses a clock input for the synchronization, where the DRAM is basically asynchronous memory although it has been using two clocks, RAS and CAS. Each operation of DRAM is determined by their timing phase differences while each operation of SDRAM is determined by commands and all operations are referenced to a positive clock edge. Fig 3 shows the basic timing diagram differences between SDRAMs and DRAMs.

The **burst mode** is a very high speed access mode utilizing an internal column address generator. Once a column addresses for the first access is set, following addresses are automatically generated by the internal column address counter.

The **mode register** is to justify the SDRAM operation and function into desired system conditions. MODE REGISTER TABLE shows how SDRAM can be configured for system requirement by mode register programming.

CLOCK (CLK) and CLOCK ENABLE (CKE)

All input and output signals of SDRAM use register type buffers. A CLK is used as a trigger for the register and internal burst counter increment. All inputs are latched by a positive edge of CLK. All outputs are validated by the CLK. CKE is a high active clock enable signal. When CKE = Low is latched at a clock input during active cycle, the next clock will be internally masked. During idle state (all banks have been precharged), the Power Down mode (standby) is entered with CKE = Low and this will make extremely low standby current.

CHIP SELECT (CS)

CS enables all commands inputs, RAS, CAS, and WE, and address input. When CS is High, command signals are negated but internal operation such as burst cycle will not be suspended. If such a control isn't needed, CS can be tied to ground level.

COMMAND INPUT (RAS, CAS and WE)

Unlike a conventional DRAM, RAS, CAS, and WE do not directly imply SDRAM operation, such as Row address strobe by RAS. Instead, each combination of RAS, CAS, and WE input in conjunction with CS input at a rising edge of the CLK determines SDRAM operation. Refer to FUNCTIONAL TRUTH TABLE in page 5.

ADDRESS INPUT (Ao to A11)

Address input selects an arbitrary location of a total of 1,048,576 words of each memory cell matrix. A total of fourteen address input signals are required to decode such a matrix. SDRAM adopts an address multiplexer in order to reduce the pin count of the address line. At a Bank Active command (ACTV), twelve Row addresses are initially latched and the remainder of eight Column addresses are then latched by a Column address strobe command of either a Read command (READ or READA) or Write command (WRIT or WRITA).

BANK SELECT (A13, A12)

This SDRAM has four banks and each bank is organized as 1 M words by 16-bit. Bank selection by A₁₃, A₁₂ occurs at Bank Active command (ACTV) followed by read (READ or READA), write (WRIT or WRITA), and precharge command (PRE).

DATA INPUTS AND OUTPUTS (DQ0 to DQ15)

Input data is latched and written into the memory at the clock following the write command input. Data output is obtained by the following conditions followed by a read command input:

- tRAC ; from the bank active command when tRCD (min) is satisfied. (This parameter is reference only.)
- tcac ; from the read command when tRCD is greater than tRCD (min).
- tac $\ \ ;$ from the clock edge after trac and tcac.

The polarity of the output data is identical to that of the input. Data is valid between access time (determined by the three conditions above) and the next positive clock edge (toH).

DATA I/O MASK (DQML/DQMU)

DQML and DQMU are an active high enable input and has an output disable and input mask function. During burst cycle and when DQML/DQMU = High is latched by a clock, input is masked at the same clock and output will be masked at the second clock later while internal burst counter will increment by one or will go to the next stage depending on burst type.

BURST MODE OPERATION AND BURST TYPE

The burst mode provides faster memory access. The burst mode is implemented by keeping the same Row address and by automatic strobing column address. Access time and cycle time of Burst mode is specified as t_{AC} and t_{CK} , respectively. The internal column address counter operation is determined by a mode register which defines burst type and burst count length of 1, 2, 4 or 8 bits of boundary. In order to terminate or to move from the current burst mode to the next stage while the remaining burst count is more than 1, the following combinations will be required:

Current Stage	Next Stage	Γ	Nethod (Assert the following command)
Burst Read	Burst Read		Read Command
Burst Read	Burst Write	1st Step	Mask Command (Normally 3 clock cycles)
Buist Reau	Buist white	2nd Step	Write Command after Iowd
Burst Write	Burst Write		Write Command
Burst Write	Burst Read		Read Command
Burst Read	Precharge		Precharge Command
Burst Write	Precharge		Precharge Command

The burst type can be selected either sequential or interleave mode if burst length is 2, 4 or 8. The sequential mode is an incremental decoding scheme within a boundary address to be determined by count length, it assigns +1 to the previous (or initial) address until reaching the end of boundary address and then wraps round to least significant address (= 0). The interleave mode is a scrambled decoding scheme for A_0 and A_2 . If the first access of column address is even (0), the next address will be odd (1), or vice-versa.

When the full burst operation is executed at single write mode, Auto-precharge command is valid only at write operation.

The burst type can be selected either sequential or interleave mode. But only the sequential mode is usable to the full column burst. The sequential mode is an incremental decoding scheme within a boundary address to be determined by burst length, it assigns +1 to the previous (or initial) address until reaching the end of boundary address and then wraps round to least significant address (= 0).

Burst Length	Starting Column Address A ₂ A ₁ A ₀	Sequential Mode	Interleave
2	X X 0	0 – 1	0 – 1
2	X X 1	1 – 0	1 – 0
	X 0 0	0-1-2-3	0-1-2-3
4	X 0 1	1-2-3-0	1-0-3-2
4	X 1 0	2-3-0-1	2 - 3 - 0 - 1
	X 1 1	3-0-1-2	3-2-1-0
	0 0 0	0 - 1 - 2 - 3 - 4 - 5 - 6 - 7	0 - 1 - 2 - 3 - 4 - 5 - 6 - 7
	0 0 1	1-2-3-4-5-6-7-0	1 - 0 - 3 - 2 - 5 - 4 - 7 - 6
	0 1 0	2 - 3 - 4 - 5 - 6 - 7 - 0 - 1	2 - 3 - 0 - 1 - 6 - 7 - 4 - 5
8	0 1 1	3-4-5-6-7-0-1-2	3 - 2 - 1 - 0 - 7 - 6 - 5 - 4
0	1 0 0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1 0 1	5 - 6 - 7 - 0 - 1 - 2 - 3 - 4	5-4-7-6-1-0-3-2
	1 1 0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	1 1 1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0

FULL COLUMN BURST AND BURST STOP COMMAND (BST)

The full column burst is an option of burst length and available only at sequential mode of burst type. This full column burst mode is repeatedly access to the same column. If burst mode reaches end of column address, then it wraps round to first column address (= 0) and continues to count until interrupted by the news read (READ) /write (WRIT), precharge (PRE), or burst stop (BST) command. The selection of Auto-precharge option is illegal during the full column burst operation except write command at BURST READ & SINGLE WRITE mode.

The BST command is applicable to terminate the burst operation. If the BST command is asserted during the burst mode, its operation is terminated immediately and the internal state moves to Bank Active.

When read mode is interrupted by BST command, the output will be in High-Z.

For the detail rule, please refer to Timing Diagram-8.

When write mode is interrupted by BST command, the data to be applied at the same time with BST command will be ignored.

BURST READ & SINGLE WRITE

The burst read and single write mode provides single word write operation regardless of its burst length. In this mode, burst read operation does not be affected by this mode.

PRECHARGE AND PRECHARGE OPTION (PRE, PALL)

SDRAM memory core is the same as conventional DRAMs', requiring precharge and refresh operations. Precharge rewrites the bit line and to reset the internal Row address line and is executed by the Precharge command (PRE). With the Precharge command, SDRAM will automatically be in standby state after precharge time (trp).

The precharged bank is selected by combination of AP and A_{13} , A_{12} when Precharge command is asserted. If AP = High, all banks are precharged regardless of A_{13} , A_{12} (PALL). If AP = Low, a bank to be selected by A_{13} , A_{12} is precharged (PRE).

The auto-precharge enters precharge mode at the end of burst mode of read or write without Precharge command assertion.

This auto precharge is entered by AP = High when a read or write command is asserted. Refer to FUNCTIONAL TRUTH TABLE.

AUTO-REFRESH (REF)

Auto-refresh uses the internal refresh address counter. The SDRAM Auto-refresh command (REF) generates Precharge command internally. All banks of SDRAM should be precharged prior to the Auto-refresh command. The Auto-refresh command should also be asserted every 16 μ s or a total 4096 refresh commands within a 65.6 ms period.

SELF-REFRESH ENTRY (SELF)

Self-refresh function provides automatic refresh by an internal timer as well as Auto-refresh and will continue the refresh function until cancelled by SELFX.

The Self-refresh is entered by applying an Auto-refresh command in conjunction with CKE = Low (SELF). Once SDRAM enters the self-refresh mode, all inputs except for CKE will be "don't care" (either logic high or low level state) and outputs will be in a High-Z state. During a self-refresh mode, CKE = Low should be maintained. SELF command should only be issued after last read data has been appeared on DQ.

Note: When the burst refresh method is used, a total of 4096 auto-refresh commands within 4 ms must be asserted prior to the self-refresh mode entry.

SELF-REFRESH EXIT (SELFX)

To exit self-refresh mode, apply minimum tPDE after CKE brought high, and then the NOP command (NOP) or the Deselect command (DESL) should be asserted within one tRc period. CKE should be held High within one tRc period after tPDE. Refer to Timing Diagram for the detail.

It is recommended to assert an Auto-refresh command just after the tRC period to avoid the violation of refresh period.

Note: When the burst refresh method is used, a total of 4096 auto-refresh commands within 4 ms must be asserted after the self-refresh exit.

MODE REGISTER SET (MRS)

The mode register of SDRAM provides a variety of different operations. The register consists of four operation fields; Burst Length, Burst Type, CAS latency, and Operation Code. Refer to MODE REGISTER TABLE in page 34.

The mode register can be programmed by the Mode Register Set command (MRS). Each field is set by the address line. Once a mode register is programmed, the contents of the register will be held until re-programmed by another MRS command (or part loses power). MRS command should only be issued on condition that all DQ is in Hi-Z.


The condition of the mode register is undefined after the power-up stage. It is required to set each field after initialization of SDRAM. Refer to POWER-UP INITIALIZATION below.

POWER-UP INITIALIZATION

The SDRAM internal condition after power-up will be undefined. It is required to follow the following Power On Sequence to execute read or write operation.

- 1. Apply power and start clock. Attempt to maintain either NOP or DESL command at the input.
- 2. Maintain stable power, stable clock, and NOP condition for a minimum of 200 $\mu s.$
- 3. Precharge all banks by Precharge (PRE) or Precharge All command (PALL).
- 4. Assert minimum of 8 Auto-refresh command (REF).
- 5. Program the mode register by Mode Register Set command (MRS).

In addition, it is recommended DQM and CKE to track Vcc to insure that output is High-Z state. The Mode Register Set command (MRS) can be set before 8 Auto-refresh command (REF).



MINIMUM CLOCK LATENCY OR DELAY TIME FOR 1 BANK OPERATION

Second command (same bank) First command	MRS	ACTV	READ	READA	WRIT	WRITA	PRE	PALL	REF	SELF
MRS	Imrd	Imrd							Imrd	Imrd
ACTV			t RCD	t RCD	t RCD	trcd	tras	tras		
READ			1	1	*1 4	*1 4	1	1		
READA	BL *2 + trp	BL ^{*2} + trp							BL *2 + tRP	BL *2 + t _{RP}
WRIT			t wr	twr	1	1	Irwl	Irwl		
WRITA	BL + t _{RP}	BL + t _{RP}							BL + t _{RP}	BL + t _{RP}
PRE	*3 t RP	*3 trp							*3 t RP	*3 trp
PALL	*3 trp	*3 t RP							*3 t RP	*3 trp
REF	trc	t RC							t RC	trc
SELFX	trc	t RC							trc	trc

Notes: *1. Assume no I/O conflict. Refer to TIMING DIAGRAM.

*2. If $t_{RP} \leq t_{CK}$, minimum latency is a sum of BL + CL.

*3. Assume output is in High-Z state.



Illegal Command


MINIMUM CLOCK LATENCY OR DELAY TIME FOR 4 BANK OPERATION

Second command (other bank) First command	MRS	ACTV	READ	READA	WRIT	WRITA	PRE	PALL	REF	SELF
MRS	Imrd	Imrd							Imrd	Imrd
ACTV		*1 t rrd	*2 1	*2 1	*2 1	*2 1	*7 1	*2 t ras		
READ		*1 1	*2 1	*2 1	*2 *3 4	*2 *3 4	*7 1	*2 t ras		
READA		*1 1					1		*1 *4 BL + t _{RP}	*1 *4 BL + t _{RP}
WRIT		*1 1	*2 1	*2 1	*2 1	*2 1	*7 1	*2 t ras		
WRITA		*1 1					1		*1 + t _{RP}	BL *1 + t _{RP}
PRE	*1 t RP	*1 1	*2 1	*2 1	*2 1	*2 1	1	*2 tras	*1 t RP	*1 trp
*5 PALL	trp	trp					1	1	*1 *6 t RP	*1 *6 trp
REF	trc	t RC							t RC	trc
SELFX	t RC	trc							t RC	trc

Notes: *1. Assume opposite bank is in idle state.

- *2. Assume opposite bank is in active state.
- *3. Assume no I/O conflict. Refer to TIMING DIAGRAM.
- *4. If $t_{RP} \le t_{CK}$, minimum latency is a sum of BL + CL.
- *5. Assume PALL command dose not affect any operation on opposite bank.
- *6. Assume output is in High-Z sate.
- *7. Assume an opposite bank is active and tRAS is satisfied.

Illegal Command



■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage of Vcc Supply Relative to Vss	Vcc, Vccq	-0.5 to +4.6	V
Voltage at Any Pin Relative to Vss	Vin, Vout	-0.5 to +4.6	V
Short Circuit Output Current	Ιουτ	-50 to +50	mA
Power Dissipation	PD	1.0	W
Storage Temperature	Тѕтс	-55 to +125	°C

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

(Referenced to Vss)

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit
		Vcc, Vccq	3.0	3.3 3.6 0 0	3.6	V
Supply Voltage		Vss, Vssq	0	0	0	V
Input High Voltage	*1	Vін	2.0	—	Vcc + 0.5	V
Input Low Voltage	*2	VIL	-0.5	—	0.8	V
Ambient Temperature		TA	0		+70	°C

Notes: *1. Overshoot limit: V_{IH} (max) =V_{CC} + 1.5 V (V_{CCQ} + 1.5V) with a pulsewidth \leq 5 ns. *2. Undershoot limit: V_{IL} (min) = -1.5 V with a pulsewidth \leq 5 ns.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance, Address	CIN1	—	5	pF
Input Capacitance, Except for address	CIN2	—	5	pF
I/O Capacitance	Cı/o		7	pF

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 1, 2

De	rameter	Symbol	Condition	Va	lue	Unit
Pa	rameter	Symbol	Condition	Min.	Max.	
Output High Voltage	9	Voh(DC)	Iон = –2 mA	2.4		V
Output Low Voltage		Vol(DC)	loL = 2 mA		0.4	V
Input Leakage Curr	ent (Any Input)	lu	$\begin{array}{ll} 0 \ V \leq V_{\text{IN}} \leq V_{\text{CC}};\\ \text{All other pins not under}\\ \text{test} = 0 \ V \end{array}$		10	μA
Output Leakage Cu	rrent	Ilo	0 V ≤ Vıℕ ≤ Vcc; Data out disabled	-10	10	μA
	MB811641642A-100/L		No Burst;		80	
	MB811641642A-84/L	Icc1s	tск = min trc = min		75	mA
Operating Current (Average Power Supply Current)	MB811641642A-67/L		One bank active $0 V \le V_{IN} \le V_{CC}$		70	
	MB811641642A-100/L		No Burst;		140	
	MB811641642A-84/L		tск = min t _{RC} = min	_	130	mA
	MB811641642A-67/L	10015	2 banks active 0 V \leq VIN \leq Vcc		_	
	Std Power		CKE = V⊩ All banks idle tcκ = min	_	3	
	Low Power	- Ісс2р	Power down mode $0 V \le V_{IN} \le V_{CC}$	_	130 120 3 1	— mA
Precharge	Std Power	ICC2PS	CKE = Vı∟ All banks idle	—	2	— mA
Standby Current (Power Supply	Low Power	1002PS	$\begin{array}{l} t_{CK} = \times \\ 0 \ V \leq V_{IN} \leq V_{CC} \end{array}$	_	0.5	
Current)		20	mA			
		Ісс2№	$CKE = V_{IH}$ tck = × Input signal are stable.	_	5	mA

To Top / Lineup / Index

MB811641642A-100/-84/-67/-100L/-84L/-67L

Bor	ameter	Symbol	Condition	Va	lue	Unit
Fai	ameter	Symbol	Condition	Min.	Max.	Unit
	Std Power	ССЗР	CKE = Vı∟ Any bank active	—	5	mA
	Low Power	1000.	$t_{CK} = min$ 0 V \leq VIN \leq Vcc	—	3	
Active Standby	Std Power	1	CKE = V⊫	—	4	mA
Active Standby Current	Low Power	ССЗРЅ	$t_{CK} = \times$ Input signal are stable.		2	- ma
(Power Supply Current)		Іссзи	$\begin{array}{l} CKE = V_{IH} \\ Any \text{ bank active} \\ tck = min \\ 0 \ V \leq V_{IN} \leq V_{CC} \end{array}$	_	25	mA
		Іссзия	CKE = V⊮ tcκ = × Input signal are stable.	_	10	mA
Burst mode Current	MB811641642A-100/L				150	mA
(Average Power	MB811641642A-84/L	Icc4	$t_{CK} = min$ 0 V \leq VIN \leq Vcc	—	130	
Supply Current)	MB811641642A-67/L	1			Max. 5 3 4 2 25 10 150	
Refresh Current #1	MB811641642A-100/L		Auto-refresh;		180	
(Average Power	MB811641642A-84/L	Icc5	tск = min tвс = min	—	165	mA
Supply Current)	MB811641642A-67/L	1	$0 V \le V_{IN} \le V_{CC}$		150	
Refresh Current #2 (Average Power	Std Power		Self-refresh; CKE = V⊫		2	mA
Supply Current)	Low Power	1000	$0 V \le V_{IN} \le V_{CC}$		0.5	

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 2, 3, 4

Parameter	Notes		Symbol	MB811641642A -100/-100L		MB811641642A -84/-84L		MB811641642A -67/-67L		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	
Clock Period		CL = 2	- tск	15		17		20		ns
		CL = 3		10		12		15		ns
Clock High Time			tсн	3.5	—	4	_	4	_	ns
Clock Low Time			tc∟	3.5	—	4	_	4	_	ns
Input Setup Time			tsı	3	—	3	_	3	_	ns
Input Hold Time			tнı	1	—	1	_	1	_	ns
Access Time from Clock (tcĸ = min)		CL = 2	tac		9		10		10	ns
	*5, 6	CL = 3			8.5		8.5		9	ns
Output in Low-Z *7		t∟z	3		3	_	3	_	ns	
Output in High-Z	*7	CL = 2	tнz	3	9	3	10	- 3	10	ns
		CL = 3	ιΗΖ		8.5	- 3	8.5		9	ns
Output Hold Time *7		tон	3	—	3	—	3	_	ns	
Time between Refresh		t REF		65.6	_	65.6	—	65.6	ms	
Transition Time		t⊤	0.5	2	0.5	2	0.5	2	ns	
Power Down Exit Time		t PDE	3	—	4	_	5	-	ns	

BASE VALUES FOR CLOCK COUNT/LATENCY

Parameter No	Notes	Symbol	MB811641642A -100/-100L		MB811641642A -84/-84L		MB811641642A -67/-67L		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
RAS Cycle Time	*8	t _{RC}	90		100		110		ns
RAS Access Time	*9	t rac	_	54		56	_	60	ns
CAS Access Time *1	10,13	t cac	_	24		26	_	30	ns
RAS Precharge Time		t RP	30		35		40	_	ns
RAS Active Time		tras	60	100000	65	100000	70	100000	ns
RAS to CAS Delay Time	*11	t RCD	30	_	30		30	_	ns
Write Recovery Time		t wr	10		12		15		ns
RAS to RAS Bank Active Delay Time		t rrd	20		20	_	20		ns
Write to Precharge Lead Delay Time		t rwL	10		12		15		ns

CLOCK COUNT FORMULA Note 13

 $Clock \ge \frac{Base Value}{Clock Period}$ (Round off a whole number)


LATENCY - FIXED VALUES


(The latency values on these parameters are fixed regardless of clock period.)


Parameter	Notes	Symbol	MB811641642A -100/-100L	MB811641642A -84/-84L	MB811641642A -67/-67L	Unit
CKE to Clock Disable		Іске	1	1	1	cycle
DQM to Output in High-	DQZ	2	2	2	cycle	
DQM to Input Data Dela	IDQD	0	0	0	cycle	
Last Output to Write Command Delay		Iowd	2	2	2	cycle
Write Command to Input Data Delay		ldwd	0	0	0	cycle
Precharge to Output in High-Z Delay	CL = 2	Ігон	2	2	2	cycle
	CL = 3	IKOH	3	3	3	cycle
Burst Stop Command to Output in High-Z Delay	CL = 2	вян	2	2	2	cycle
	CL = 3	IBSH	3	3	3	cycle
Mode Register Access to Banks Active		Imrd	2	2	2	cycle
CAS to CAS Delay (min	Ісср	1	1	1	cycle	
CAS Bank Delay (min)	Свр	1	1	1	cycle	
Write to Precharge Lead Delay	CL = 2	IRWL	1	1	1	cycle
	CL = 3	IKVVL	1	1	1	cycle


Notes: *1. lcc depends on the output termination or load conditions, clock cycle rate, signal clocking rate and address change; the specified values are obtained with the output open and no termination register and one time address change.


- *2. An initial pause (DESL or NOP) of 200 μs is required after power-up followed by a minimum of eight Auto-refresh cycles.
- *3. AC characteristics assume $t_T = 1$ ns and 50 pF of capacitive load.
- *4. 1.4 V is the reference level for measuring timing of input signals. Transition times are measured between V_{H} (min) and V_{L} (max). (See Fig. 5)
- *5. Maximum value of CL = 2 depends on tck.
- *6. tac also specifies the access time at burst mode except for first access.
- *7. Specified where output buffer is no longer driven. toH, tLz, and tHz define the times at which the output level achieves ±200 mV.
- *8. Actual clock count of trc (Irc) will be sum of clock count of tras (Iras) and trp (Irp).
- *9. trac is a reference value. Maximum value is obtained from the sum of trcd (min) and tcac (max).
- *10. t_{CAC} is a reference value.
- *11. Operation within the tRCD (min) ensures that tRAC can be met; if tRCD is greater than the specified tRCD (min), access time is determined by tCAC or tAC.
- *12. All base values are measured from the clock edge at the command input to the clock edge for the next command input. All clock counts are calculated by a simple formula: clock count equals base value divided by clock period (round off to a whole number).
- *13. The tcac depends on the CAS latency.













MODE REGISTER TABLE


MODE REGISTER SET




Notes: 1. When $A_9 = 1$, burst length at Write is always one regardless of BL value.


2. BL = 1 and Full Column are not applicable to the interleave mode.











*3. The ACTV command can be latched after tPDE (min) + 1 clock (min). It is recommended to apply NOP command in conjunction with CKE. It is also recommended to apply minimum of 4 clocks to stabilize external clock prior to ACTV command.




























- 2. Second DQM makes internal output data mask to avoid bus contention.
- 3. Third DQM in illustrated above also makes internal output data mask. If burst read ends (final data output) at or after the second clock of burst write, this third DQM is required to avoid internal bus contention.













- *4. Either NOP or DESL command can be used during tRc period.
- *5. CKE should be held high within one tRC period after tPDE.



PACKAGE DIMENSIONS



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan Tel: (044) 754-3763 Fax: (044) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, USA Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center *Mon. - Fri.: 7 am - 5 pm (PST)* Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9802 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.